In this work a systematic approach is presented for an allover design of full band UWB power amplifier. Purposed approach is included in three main steps, which are CMOS amplifier core stage bias design, input matching network and output matching network design, respectively. The first step starts by considering a cascode stage which can obtain power consumption and gain conditions through mentioned equations. Second and third stages are done through designing wide band LC networks for obtaining bandwidth requirements of UWB. For show performance of presented approach, we have designed a UWB PA through these steps. Simulation results show the performance of this design procedure.
Introduction
Wireless communications are very important nowadays, because they can give portability to electronic devices and can also eliminate wires from systems while providing fast speed to data transmission. Designing wideband, efficient and low consumption systems for these purposes are still a challenge for electronics engineers. One of the technologies which provide great specifications for some kind of data transmission techniques like OFDM and CDMA in required bandwidth and data rate of short distance communication is ultra-wideband technology approved for unlicensed use in 2002 by FCC (Liu R. C., Deng K. L., & Wang H., 2003) . This technology works in wide band frequency of 3.1 GHz to 10.6 GHz.
Transceivers should be designed for operating in this wide band. Power amplifiers (PA) are the most important front end of the transmitter systems which can boost the signal power to the certain level allowed by FCC rule. Output signal power should not exceed -41.3 dBm/MHz it means that power delivered to the load in UWB PA must be lower than 1.2 mW. On the other hand we have to consider matching for input and output of this amplifier because any mismatch can cause signal power loss and fail in amplifying and transmitting signal. In this step we mainly use passive LC elements for matching networks because their power consumption is very low and negligible. Purposed design procedure is applicable for other kinds of PAs. 
CMOS Amplifier Stage Design
The main part of the PA is the transistor stage of it because we can define the bias conditions so that amplifier operates in desired class. Efficiency and linearity of the circuit depends on class of operation. We try to set a bias for obtaining class AB which can provide good efficiency and linearity to the system. First of all we have to know how much power is needed to be delivered to 50 ohms load (next stage), so we can calculate the value of resistance that 50 ohms load should be transferred to in the drain of M2, through the impedance matching network at output using Eq. (1).We should assume a voltage supply value for this part (for example 1.2 v in our work).
Afterwards we need to find appropriate drain current and gate source voltage which is suitable for setting MOSFETS working in class AB. These values can be achieved referring to the Id-Vds and Id-Vgs characteristics of the applied MOSFETs. We will use 0.18 um CMOS technology in section 5. Right now we are ready to calculate W/L of the cascode stages through drain current equation, Eq. (2), while we choose 0.2 v for overdrive voltage (Razavi B., 2000) .
We can calculate the voltage gain of the amplifier through Eq. (3) to (7) where Ro, cascade, gm, ro, RL,  stand for equivalent output resistance of cascode stage, transconductance of the MOSFETs, drain source resistance of the MOSFETs and channel length modulation coefficient of the MOSFETs in Figure 1 , respectively. We can increase total gain of the amplifier by increasing L and W so that the (W/L) remains constant, because L / 1   so it will increase gm and consequently the gain.
UWB Input Matching Network Design
One of the most important considerations in designing high frequency amplifiers is impedance matching or impedance transferring which is performed for transferring an impedance value to the desirable value. This helps maximum power transmission and consequently obtaining maximum power gain.
For low consumption reason, we have to design matching circuits by reactive and lossless elements. Here we use LC ladder network for impedance matching. General structure of this network and its sub-networks are shown in Figure 2 in which Rs, Rp and jXs/pn is stand for output impedance of source, input impedance of the next stage We can derive some equations for calculating the value of each Xs/pn. After calculating absolute value for each of them we can replace a capacitor or inductor according to the application of each element. Because of integrated circuit considerations on minimum area occupying, we have to use inductors and capacitors as less as possible, so usually we try to obtain matching requirements by only a two stage ladder network and we provide related equations.
As it's shown in Figure 2 , Ladder network is constructed from sub-circuits named L networks; also the matching equivalent of an L network is shown.
If we have a series combination of a resistor Rs and reactance Xs, equivalent impedance Zs and quality factor Qs can be calculated through Eq. 9.
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The same parameters can be derived for parallel combination of Xp and Rp through Eq. 10. 
For the first sub-circuit in Figure 2 we assume that R1>Rs and Xp1Xs1<0. matching will be occurred if Rs transformed to R1 and Xs1 to -Xp1 (to have conjucated impedances in both sides ) Eq. 11-13 implies Eq. 14 for obtaining conjucation condition
This single stage is able to do the complete matching just in one frequency and the bandwidth is B=f0/Qt in which Qt is the total quality factor of the circuit.
Right now we can generalize this procedure to more stages and obtain desirable wider bandwidth. For this object we assume R1 as a virtual resistance and couple it to the next L stage this is illustrated in Figure 2 . Related values for two stage ladder is calculated simply by equating quality factor of two consequent L networks and finally results Eq. 17.
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Applying capacitor and inductor definition we can find their related values (Eq. 18).
Output Matching Network Design
It's possible to design Output matching circuit through the same procedure done for the input matching. In this circuit the RFC and dc canceller capacitor will be a part of ladder network we have to add another capacitor and inductor as the next stage of the matching network. This output matching circuit will be terminated by a 50 ohms resistive load. We have to set the network so that output transistor see a resistance equal to RL in the output because of above explained reasons. By all means matching network should transform 50 ohms load impedance to RL connected to the output transistor drain.
A UWB PA through the Purposed Design Procedure
In this part we have purposed a full band UWB PA. Figure 3 axis is belonging to it. S21 is related to left vertical axis. Right diagrams -S11 and right vertical axis is belonging to it. S12 is related to left vertical axis
Conclusion
A design procedure purposed for UWB PA. Cascode structure was used for amplifier stage because of its unique property in increasing bandwidth and gain. Overall Biasing procedure explained including related equations needed for designing each element. We used ladder LC network for input and output matching network. Equations provided for calculating each element. Finally a UWB PA was designed through this procedure and simulation results for s-parameters shown in Figure 3 (b). Simulation result shows total power dissipation is 25.25 mW.
